

Atty. Docket No. OPP-GZ-2007-0016-US-00
Application No: 10/722,295

RECEIVED
CENTRAL FAX CENTER

MAY 25 2007

Amendments to the Claims

Please amend the claims as follows:

1. (Currently Amended) A method of forming a trench in a semiconductor device, comprising:
 - forming a polish stop layer on a semiconductor substrate;
 - forming an organic anti-reflection coating on the polish stop layer;
 - selectively etching the anti-reflection coating to form an anti-reflection coating pattern;
 - etching the polish stop layer and the semiconductor substrate such that ends of the polish stop layer adjacent to the trench are rounded along substantially the entire thickness of the polish stop layer, and [[a]] the trench having sloped sidewalls is formed to a predetermined depth; and
 - forming an insulation layer that fills the trench.
2. (Previously presented) The method of claim 1, wherein etching the polish stop layer comprises injecting one or more of CHF₃, CF₄, O₂, HeO₂, and Ar, creating a plasma and dry etching the polish stop layer.
3. (Previously presented) The method of claim 2, wherein etching the polish stop layer comprises injecting at most 60sccm of CHF₃ gas, at most 60sccm of CF₄ gas, at most 30sccm of O₂ gas, at most 60sccm of HeO₂ gas, and at most 200sccm of Ar gas.
4. (Previously presented) The method of claim 2, wherein creating a plasma comprises applying 50-500W of power while injecting one or more of CHF₃, CF₄, O₂, HeO₂, and Ar.
5. (Previously presented) The method of claim 2, further comprising creating a pressure environment of 5-100mTorr during etching the polish stop layer.

Atty. Docket No. OPP-GZ-2007-0016-US-00
Application No: 10/722,295

6. (Previously presented) The method of claim 1, wherein an area of the polish stop layer exposed through the antireflection coating pattern is etched, and ends of the anti-reflection coating pattern are also etched such that the ends of the anti-reflection coating are rounded.
7. (Withdrawn)
8. (Previously presented) The method of claim 6, wherein etching the polish stop layer comprises injecting one or more of CHF₃, CF₄, O₂, HeO₂, and Ar, creating a plasma and dry etching the polish stop layer.
9. (Previously presented) The method of claim 8, wherein etching the polish stop layer comprises injecting at most 60sccm of CHF₃ gas, at most 60sccm of CF₄ gas, at most 30sccm of O₂ gas, at most 60sccm of HeO₂ gas, and at most 200sccm of Ar gas.
10. (Previously presented) The method of claim 8, wherein creating a plasma comprises applying 50-500W of power while injecting one or more of CHF₃, CF₄, O₂, HeO₂, and Ar.
11. (Previously presented) The method of claim 8, further comprising creating a pressure environment of 5-100mTorr during etching the polish stop layer.
12. (Previously presented) The method of claim 1, wherein the polish stop layer has a thickness of 1000-3000Å.
13. (Previously presented) The method of claim 1, wherein the polish stop layer comprises a material that is more slowly polished than an insulation material of the insulation layer.
14. (Previously presented) The method of claim 13, wherein the polish stop layer comprises a silicon nitride layer having a thickness of 1000-3000Å.

Atty. Docket No. OPP-GZ-2007-0016-US-00
Application No: 10/722,295

15. (Previously presented) The method of claim 14, wherein etching the polish stop layer comprises injecting one or more of CHF₃, CF₄, O₂, HeO₂, and Ar, creating a plasma and dry etching the polish stop layer.

16. (Previously presented) The method of claim 15, wherein etching the polish stop layer comprises injecting at most 60sccm of CHF₃ gas, at most 60sccm of CF₄ gas, at most 30sccm of O₂ gas, at most 60sccm of HeO₂ gas, and at most 200sccm of Ar gas.

17. (Previously presented) The method of claim 15, wherein creating a plasma comprises applying 50-500W of power while injecting one or more of CHF₃, CF₄, O₂, HeO₂, and Ar.

18. (Previously presented) The method of claim 15, further comprising creating a pressure environment of 5-100mTorr during etching the polish stop layer.

19. (Previously presented) The method of claim 1, wherein forming the insulation layer comprises forming the insulation layer to cover the polish stop layer and inner walls of the trench, and chemical-mechanical polishing the insulation layer until the polish stop layer is exposed.

20. (Previously presented) The method of claim 1, wherein prior to forming the insulation layer, the method further comprises forming a liner oxidation layer on the polish stop layer and the trench, and forming the insulation layer comprises depositing an insulation layer material on the liner oxidation layer such that the trench is filled with the insulation layer material.

21. (Previously presented) The method of claim 1, further comprising depositing a pad oxidation layer on the semiconductor substrate, wherein the polish stop layer is deposited on the pad oxidation layer.

Atty. Docket No. OPP-GZ-2007-0016-US-00
Application No: 10/722,295

22. / (Previously presented) The method of claim 21, wherein etching the polish stop layer and the semiconductor substrate further comprises etching the pad oxidation layer.

23. (New) A method of forming a trench in a semiconductor device, comprising:
forming a polish stop layer on a semiconductor substrate;
forming an organic anti-reflection coating on the polish stop layer;
selectively etching the anti-reflection coating to form an anti-reflection coating pattern;
etching the polish stop layer and the semiconductor substrate such that upper corners of the polish stop layer adjacent to the trench are rounded along substantially the entire thickness of the polish stop layer, and the trench having sloped sidewalls is formed to a predetermined depth;
and
forming an insulation layer that fills the trench.